Abstract. We study the low-temperature electron mobility of InSb nanowires. We extract the mobility at 4.2 Kelvin by means of field effect transport measurements using a model consisting of a nanowire-transistor with contact resistances. This model enables an accurate extraction of device parameters, thereby allowing for a systematic study of the nanowire mobility. We identify factors affecting the mobility, and after optimization obtain a field effect mobility of ∼ 2.5 × 10 4 cm 2 /Vs. We further demonstrate the reproducibility of these mobility values which are among the highest reported for nanowires. Our investigations indicate that the mobility is currently limited by adsorption of molecules to the nanowire surface and/or the substrate.
Introduction
Advances in nanowire growth have led to development of novel quantum devices, such as cooper-pair splitters [1] , hybrid semiconductor-superconductor devices [2] and spin-orbit qubits [3] . Nanowire devices thus allow exploration of mesoscopic transport in a highly confined system and show potential as a quantum computation platform. Outstanding nanowire transport properties, such as a high level of tunability of device conductance and low disorder, have been essential to the realization of these experiments.
Recently, hybrid superconductor-semiconducting nanowire devices have been identified [4, 5] as a suitable platform to study Majorana end modes [6] , zeroenergy bound states that exhibit topological properties. Among various systems, InSb nanowires emerged as a very promising candidate due to their large spin-orbit interaction and large g factor. Reports on signatures of Majorana bound states in InSb nanowire-based systems followed quickly after their theoretical prediction [7, 8, 9] . To further develop this topological system, a reduction of the disorder in the nanowire is essential [10, 11] . Disorder reduces or even closes the topological gap that gives Majoranas their robustness, thereby impairing their use as topological qubits. Disorder is quantified by measurements of carrier mobility, which relates directly to the time between scattering events. Evaluation of carrier mobility in nanowires therefore indicates their potential for transport experiments and is thus crucial to further development of nanowire-based quantum devices.
According to the Matthiessen rule, various scattering mechanisms altogether determine the net mobility through [12] 1
Here µ represents the net mobility which results from distinct scattering mechanisms each giving rise to a separate mobility µ n . In other words, the most dominant scattering contribution limits and hence determines the net mobility. Therefore the mobility can be improved by identifying the limiting mechanism and subsequently reducing or eliminating it. Apart from the recently introduced Hall effect measurements on nanowires [13, 14] , field effect transport measurements are the most common and experimentally most feasible method to extract charge carrier mobility in these systems. Here, one measures the current flowing through the nanowire channel contacted by two electrodes as a function of the gate voltage with fixed voltage bias. The conductance of the channel is described by the linear region of the accumulation regime of a field effect transistor (FET) [15] . In this case the conductance of the channel is
with gate voltage, V g , mobility, µ, capacitance, C, channel length, L, and threshold voltage, V th . If the capacitance and the channel length are known, the field effect mobility can be determined from the transconductance, g m = dG/dV g . In most cases, to extract the mobility, the maximum (peak) transconductance is used. One should note that both the mobility and the field effect transport is described using the Drude model where charge carrier transport is classical and diffusive. Previous studies showed that low-temperature field effect mobility for nominally undoped III-V nanowires is mainly limited by crystal defects such as stacking faults [16, 17, 18, 19, 20] , and surface effects such as surface roughness [21, 22] . Point defects are also thought to have an effect on the mobility [23] . However, as they are difficult to detect so far no direct connection between impurities and mobility has been reported. Highest reported low-temperature field effect mobilities are 1.6 -2.5×10 4 cm 2 /Vs. Such mobilities are observed in InAs nanowires [16, 24] , InAs/InP core-shell nanowires [25, 26] and GaN/AlN/AlGaN core-shell nanowires after correction for contact resistances [27] .
However, in most of these studies either data on a single device is reported, or the average mobility of several devices is significantly lower than the reported maximum [26] . Systematic studies of such high-mobility nanowire FETs are thus largely lacking.
Concerning field effect mobility, our InSb nanowires differ in several respects from their oft-studied InAs counterparts: our InSb nanowires have a larger diameter of approximately 100 nm, reducing their surface-to-volume ratio compared to the thinner InAs nanowires, and are likely to have no surface accumulation layer. Instead, upward band bending leading to surface carrier depletion has been reported for both clean [28] and oxygen-covered InSb surfaces with (110) orientation, the orientation of our InSb nanowire facets. As the InSb facets are atomically flat no surface roughness is expected. Finally, our purely zinc-blende InSb nanowires are free of stacking faults and dislocations. The growth of our wires is described in [29] and [30] . Given the differences between InSb nanowires and other nanowire materials it is an open question what determines the low-temperature mobility in InSb nanowires. We note that while in [29] field effect mobilities of our wires are reported, no systematic investigation of the nanowire mobility was performed. The mobility extraction method presented here allows such a thorough investigation, thereby revealing new insights on nanowire mobility.
To identify the factors affecting the mobility of InSb nanowires, we characterized the low-temperature mobility of nanowire FETs fabricated using different experimental parameters. We tailored the extraction of field effect mobility for our nanowires to accurately determine the essential transistor parameters of nanowire FETs. By systematic studies we developed a recipe that results in reproducible average mobilities of ∼ 2.5 × 10 4 cm 2 /Vs. While this value represents an average over many devices, the extracted mobility from a single measurement may exceed 3.5 × 10 4 cm 2 /Vs. After optimizing the fabrication, we also find that adhesion of molecules to the nanowire and/or the substrate currently limits the extracted mobility. Although such adsorption effects are known to modify the nanowire conductance [17, 31] and also the roomtemperature mobility [32, 33, 34] (note that ref. [33] reports an increase of mobility upon adsorption, whereas ref. [34] a reduction), our identification of surface adsorption being the limiting factor to low-temperature field effect mobility is new. The amount of adsorbates is reduced by evacuating the sample space for longer time prior to cool down and suggestions for further reduction of the adsorbates as well as to minimize their contribution to the field effect transport are made. We finally discuss various methods to investigate the surface properties of InSb nanowires.
Experimental details
InSb nanowire FETs are fabricated on a heavily doped Si substrate (used as a global back-gate) terminated with a 285-nm-thick dry thermal SiO 2 (Fig. 1b) . The substrate is patterned with alignment markers prior to nanowire deposition. Nanowires are positioned on the substrate using a micro-manipulator [35] . Two terminal contacts are realized by electron beam lithography, metal evaporation (Ti/Au 5/145 nm) and lift-off. Argon plasma etching is employed prior to contact deposition. Further details about the fabrication process and the measurements can be found in Supplementary Text 1 and 2, respectively.
Due to the absence of a surface accumulation layer in InSb nanowires, an interface resistance of a few kilo ohms cannot be eliminated upon contacting the nanowire [36] . Such interface resistances are known to reduce the transconductance, resulting in an underestimation of the intrinsic mobility [37, 38] . Moreover, at a temperature of 4 K universal conductance fluctuations complicate the extraction of mobility from transconductance. We therefore tailor the extraction of field effect mobility to our InSb nanowire FETs [39] . We model the interface resistances by a resistor R s with a fixed value (no gate voltage dependence), connected in series to the nanowire channel. A substantial part of the device resistance at high gate voltage stems from the interface resistances, strongly affecting the gate voltage dependent conductance. This complicates accounting for a possible change of mobility with gate voltage. We therefore assume a mobility independent of gate voltage. The device conductance is then given by (see also Fig. 1a )
This equation allows for extraction of field effect mobility using a fit to the measured G(V g ). Capacitance is independently obtained from a finite element model of the device (see Fig. 1c inset), where we take into account that quantum confinement in our nanowires reduces the classical capacitance by ∼ 20% [40, 41] . µ, R s and V th are the free fit parameters. We restrict the fitting range to G −1 (V g ) ≤ 100 kΩ. Field effect mobility obtained from the peak transconductance opposed to field effect mobility obtained from a fit according to eq. 3 yield very similar values (see Supplementary Text 3). Because we consider the transconductance in a wide gate voltage range by fitting a large section of G(V g ), the extracted mobility is insensitive to small conductance fluctuations, contrary to the peak transconductance method. However, despite our thorough analysis a general drawback of field effect mobility remains: the uncertainty in the calculated capacitance value affects the extracted mobility directly, e.g., if the capacitance is underestimated, the extracted values overestimate the field effect mobility. Nanowires suffer from this drawback as their small dimensions do not allow a straightforward experimental extraction of capacitance.
To determine what limits the mobility in our devices, we systematically studied the effect of various experimental parameters by measuring ∼ 10 devices simultaneously fabricated on the same substrate. We then change one parameter at a time for each fabrication run to deduce its effect on the field effect mobility. 
), in series with fixed interface resistances, R s . b) Electron microscope image of an InSb nanowire FET. Nanowire diameter is ∼ 100 nm. The nanowire is deposited onto a Si substrate covered with 285 nm dry thermal SiO 2 . Ti/Au (5/145 nm) contacts have spacing of 1, 1.5, 2 or 2.5 µm. Scale bar is 1 µm. c) Conductance G, as a function of back gate voltage V g (black curve). Source-drain bias is set to 10 mV throughout the study. Field effect mobility is extracted from a fit to the conductance (red curve) using eq. 3. All measurements are performed at a temperature of 4.2 K. Inset: Gatenanowire capacitance C, as a function of source-drain contact spacing L. Capacitance is extracted from a finite element model of the device geometry. Contacts are included in the simulated device geometry and lead to a non-linear C(L) at small contact spacing.
Results and discussions

Nanowire surface and adsorption
Nanowire conductivity at room temperature is known to increase after evacuation of the sample space following mounting of devices [17, 42] . We find that evacuation also strongly affects G(V g ) at low temperature (4 K). Comparing the G(V g ) measured for short and long sample space evacuation time prior to cool down, we observe a steeper increase of conductance with gate voltage after long-time evacuation (Fig. 2a) . Considering a number of devices on the same measurement chip, we find almost a doubling of the mobility values after long-time sample evacuation (Fig. 2b) . The reexposure of samples to air after long-time evacuation results in a reduction of mobility ( Fig. 2c ) with values very similar to those obtained from the initial measurements with a short-time sample space evacuation. The transconductance is larger when the gate is swept from low towards high voltages (forward sweep direction) leading to higher mobility compared to the case of sweeping from high gate voltages to low (reverse sweep direction) (Fig. 2c) . Moreover, after long-time evacuation a shift of the threshold voltage towards more negative values is observed (Fig. 2d) together with a reduced hysteresis (Fig. 2e) . Both the threshold voltage and the hysteresis regain their initial values obtained from short-time evacuation once the sample is re-exposed to air, similar to the extracted mobility: exposing the devices to air has a reversible effect on the field effect transport parameters we extract from the fits. All extracted fit parameters can be found in Supplementary Table 1. A hysteresis in transconductance dependent on ambient conditions has been studied before by Kim et al [43] and Wang et al [44] , and was attributed to the adsorption of water onto the nanostructure and onto the SiO 2 substrate. Evacuation of the sample environment leads to desorption of water, thereby reducing the hysteresis. However sample evacuation alone is insufficient to fully remove the adsorbed water. The similarities between our observations and those reported by Wang et al and Kim et al, considering both the influence of gate voltage sweep direction on the shift of the threshold voltage, as well as the reduction of hysteresis with evacuation time and the reversibility of the effect when reexposing samples to air, strongly suggest that the field effect transport is affected by molecules adsorbed to the nanowire and/or the SiO 2 substrate. Water is highly likely to be the main adsorbate because reexposing the device to ambient atmosphere following long evacuation time of sample space yields values of mobility, threshold voltage and hysteresis similar to those obtained from the measurements with short evacuation time. InSb nanowires have however also shown decreased conductance in response to isopropanol and acetone [31] .
It is an open question how adsorbates affect device conductance at low temperature. The alignment of polar molecules by gate electric field may result in an additional gating [44] . However, the mechanism through which such alignment causes hysteresis is not clear. Another scenario is charge trapping by adsorbed molecules [43] . Such trapping could possibly lead to an asymmetry between forward and reverse sweep direction, yielding the observed hysteresis and sweep direction dependent mobility. The observed trapping mechanism is likely to have a long response time, as our measurements are taken at relatively low gate voltage sweep rates (120 mV/s). Unlike refs. [32, 43, 44] , we find no dependence on sweep rate for rates between 3 -600 mV/s. Nonetheless, repeated measurements yield the same G(V g ), implying that between scans the traps are emptied.
Substrate cleaning
We further find that cleaning of Si/SiO 2 substrates by remote oxygen plasma prior to nanowire deposition results in an enhanced gate dependence of low-temperature conductivity. Fig. 3a shows G(V g ) curves of individual devices, while Fig. 3b shows an average over extracted mobilities obtained from measurements of ∼ 10 FETs with and without substrate cleaning. All other fabrication and measurement steps are the same for both sets of devices. The remote oxygen plasma most probably removes hydrocarbons that remain on the substrates after fabrication of alignment markers or during storage of samples in a polymer-containing environment. We verified that the oxygen plasma cleaning does not decrease the thickness of the SiO 2 gate dielectric within the measurable range < 1 nm.
a) b) 
Contact spacing
A correlation between FET source-drain contact spacing and extracted field effect mobility is found (Fig. 4) . Although the spread in mobility at a given contact spacing is substantial, an overall increase of extracted mobility is observed with increasing contact spacing. To determine whether the dependence of the field effect mobility on contact spacing originates from the length of the used nanowire, FETs with short (1 µm) contact spacing were realized both on short wires, and on long wires using three contact electrodes resulting in two FETs in series. Devices made from both long and short wires with 1 µm contact spacing give similar mobility (see Fig. 4 ). The contact spacing dependence is thus a device property rather than a nanowire property. A reduced mobility for short contact spacing is expected when transport is (quasi-)ballistic rather than diffusive [45, 46] . We have observed ballistic transport in our wires [36] with a device geometry and measurement conditions different from those here. Here we expect quasi-ballistic transport in our devices with a mean free path comparable to nanowire diameter l e ∼ 0.1 µm. While devices with L/l e 1 are preferable, our InSb nanowires can currently not be grown longer than ∼ 3.5 µm. However, while for channel length of 1 µm (quasi-)ballistic effects may play a role, mobility values obtained from our devices with longer contact spacing yield a better estimate of field effect mobility. Moreover, effects related to the metal contacts are expected to play a larger role in devices with short contact spacing and can possibly contribute to the observed decrease of µ(L) in short channel devices. Possible explanations are that (1) the contacts reduce the capacitance of short devices more than expected from the Laplace simulations (in which the nanowire is assumed to be metallic) or (2) electrons are injected from and absorbed over a finite length underneath the contacts, leading to an effective L larger than the contact spacing.
Reproducibility
Altogether, cleaning the SiO 2 substrate before wire deposition and applying a long sample evacuation time yields µ avg ≈ 2.5×10 4 cm 2 /Vs for devices with a contact spacing L = 2 µm. This mobility is the average value of µ f = 3.1 × 10 4 cm 2 /Vs (see Fig. 4 ) and µ r = 1.9 × 10 4 cm 2 /Vs. These high mobilities result from measurements of ∼ 15 devices fabricated in different fabrication runs (see Supplementary Text 4 for details) using the same fabrication recipe. 
Conclusions and outlook
Low-temperature field-effect mobility of InSb nanowires is extracted by measuring the conductance as a function of gate voltage. Taking surface adsorption and substrate cleaning into consideration, an optimized nanofabrication recipe has been obtained yielding average field effect mobilities of ∼ 2.5 × 10 4 cm 2 /Vs. It is demonstrated that the obtained mobility values are highly reproducible.
As we show that surface adsorption has a large impact on field effect mobility, further studies should be directed towards minimizing the adsorbates and analysis of surface properties. An improved design of the measurement setup allowing for heating and better evacuation of the sample space is likely to facilitate a further desorption of adsorbates. Exposing the devices to UV-light during evacuation, which may assist desorption, can also be investigated [31] . Further, passivating the nanowire surface by removing the native oxide followed by application of a high quality dielectric likely reduces surface adsorption. Possible methods are atomic hydrogen cleaning [47] or chemical etching followed by dielectric deposition [48] . Alternatively, by suspending the nanowires above a metallic gate using vacuum as a dielectric, one can minimize the effects of the substrate adsorption, leaving the wire adsorption as the predominant constituent affecting the field effect mobility. In the case of adsorbates creating a fluctuating potential profile along the wire resulting in charge scattering, a core-shell structure is expected to yield a higher field effect mobility because the potential fluctuations due to adsorbates are spatially separated from the channel owing to the shell. Finally, to study the surface composition of the nanowire and the substrate, x-ray photoelectron spectroscopy or Auger electron spectroscopy could be used [49] .
S2. Measurements
• Sample space (IVC) evacuated for ∼ 60 hours after mounting (insert type: Desert Cryogenics).
• For thermalisation, He of ∼10 mbar is added to sample space before cooling down the devices by dipping the insert in liquid He.
• G(V g ) measured using 10 mV bias, gate voltage range from −6 V to +30 V with sweep rate 6 mV/50 ms. Measured in forward and reverse sweep direction.
• To check a possible sweep rate dependence of G(V g ), gate voltage steps of 0.15, 0.3, 0.6, 1.5, 3, 6, 15, 30 [mV/(50 ms)] is used both in forward and reverse sweep direction. No dependence on sweep rate was found.
S3. Comparison of field effect mobility extraction methods
We compare the field effect mobility obtained using our method -fitting the conductance curves G(V g ) -to the field effect mobility obtained from peak transconductance which is the standard method for extracting mobility in nanowires. We denote the mobility obtained using the latter as peak-mobility. We describe the extraction of peak-mobility in the following: By numerically differentiating the measured G(V g ) shown in Fig. S1a , one obtains the transconductance g m = dG/dV g . This transconductance is shown in Fig. S1b (black curve). After taking the numerical derivative, an averaging is performed to remove the fluctuations in transconductance (red curve in Fig. S1b ). The peak-mobility is then obtained from the maximum value of transconductance using µ = g m L 2 /C (see eq. 2). Peak-mobility depends strongly on the chosen averaging range. This dependence is shown in Fig. S1c . Here, mean forward peak-mobility of 11 devices from a single fabrication run is plotted against the averaging range. We choose the averaging range to be 1.8 V, the value at which the rapid decrease of peak-mobility with respect to averaging range diminishes.
Next interface resistances R s are taken into account since they affect the extracted peak-mobility. This is done by subtracting a fixed R s from the measured conductance curve G(V g ). Fig. S1f shows an example of such a conductance curve after subtraction of interface resistances. From such a curve we determine the transconductance, and from the maximum value of transconductance peak-mobility is extracted. The peak-mobility depends on the subtracted R s , shown in Fig. S1d . Here, as mentioned above, mean forward peak-mobility of 11 devices from a single fabrication run is plotted. (The peakmobility for R s = 0 is the one indicated with a green arrow in Fig. S1c.) Then, for each device we increase R s up to the value where the transconductance curve has another maximum at higher gate voltage apart from the near pinch-off peak transconductance. This value of R s for individual devices varies between 1.5 kΩ and 4 kΩ, with an average R s of ∼ 3 kΩ. After the subtraction of R s , the mean peak-mobility of 11 devices obtained using forward sweep direction is (27.1 ± 4.2) × 10 3 cm 2 /Vs (see This averaging window is used in further analysis to obtain peak-mobility. d) Peak-mobility as a function of interface resistance R s . Peak-mobility is the average of 11 devices on the same chip. e) Comparison between field effect mobility µ f obtained for individual devices using the fit according to eq. 3 (red points) and the mobility obtained from peak transconductance (black points). f ) Conductance as a function of gate voltage after the correction for interface resistances. For this device an interface resistance R s = 4 kΩ is assumed. Conductance curve including R s is shown in panel a.
are within error margin the same. Comparing mobilities of individual devices obtained using both methods (Fig. S1e) , we conclude that both methods give very similar values. The small difference is due to slightly larger interface resistances obtained from the fitting method, giving an average R s of 3.7 kΩ.
S4. Overview of measured devices
• Evacuation time experiment (fabricated according to our optimized recipe described above). Mobility was extracted from measurements of 11 devices with contact spacing between 1 and 2 µm. Average contact spacing 1.41 µm. Data reported in Fig. 2 . Long evacuation time data is also included in Fig. 4 and Fig. 5 (Batch A).
• FETs without substrate cleaning and with long-time evacuation. Fabricated according to our optimized recipe, with the exception that we used different settings for Ar etching. Here we used 400 V on the sample holder and etched for 150 s while keeping all the other settings the same. This yields the same amount of etching of InSb nanowire (∼ 70 nm) as etching at 300 V for 300 s. 11 devices, contact spacing of all devices is 2 µm. Data reported in Fig. 3 .
• FETs with substrate cleaning and with long-time evacuation. Fabricated according to our optimized recipe, with the exception that we used different settings for Ar etching. Here we used 400 V on the sample holder and etched for 150 s while keeping all the other settings the same. This yields the same amount of etching of InSb nanowire (∼ 70 nm) as etching at 300 V for 300 s. 11 devices, contact spacing between 1 and 2 µm. Average length 1.42 µm. Data reported in Fig. 3, Fig. 4 , and Fig. 5 (Batch B).
• FETs fabricated according to our optimized recipe. 13 devices, contact spacing between 1 and 2.5 µm. Average contact spacing 1.73 µm. Data reported in Fig. 4 and Fig. 5 (Batch C).
• FETs fabricated according to the recipe, with the addition of a thin layer of perfluorodecyltrichlorosilane (FDTS) deposited onto the devices after fabrication. No improvement of mobility was observed with respect to devices without FDTS. 11 devices, contact spacing between 1 and 2.5 µm. Average contact spacing 1.64 µm. Data reported in Fig. 4 .
• FETs fabricated according to our optimized recipe, but with substrate oxygen plasma cleaning of 60 s instead of 10 minutes. After oxygen plasma cleaning a thin layer of FDTS was deposited onto the substrate, after which fabrication proceeded according to the recipe. No improvement of mobility was observed with respect to devices without FDTS and with the usual 10 minutes cleaning. 10 devices, contact spacing between 1 and 2.5 µm. Average contact spacing 1.85 µm. Data reported in Fig. 4 . 3.7 ± 1.0 3.0 ± 0.8 4.8 ± 1.8 Table S2 . Mobility, threshold voltage, V th , hysteresis, V hyst , and series resistance, R s , obtained from fits to the conductance curves G(V g ) of three batches of highmobility devices. Mobility is obtained with forward sweep direction, µ f and reverse sweep direction, µ r . The average mobility of these two sweep directions, µ avg , is also reported. V th is the threshold voltage obtained from fits to G(V g ) taken using forward sweep direction. Mobilities and series resistances are also shown in Fig. 5 .
